Voltage Inverter With Cascade Stage.pdf

(54 KB) Pobierz
050
Voltage Inverter with Cascade Stage
The circuit diagram shows a switched-capacitor voltage
inverter with +5-V input and –3-V output, along with a sup-
plementary cascade stage to generate a +17-V auxiliary volt-
age. The capacitor connected to the CP– and CP+ terminals
assists in inverting the input voltage. During the first clock
phase it is charged to the input voltage, while during the sec-
ond clock phase its positive terminal is connected to ground
while its other terminal is connected to the output. This gen-
88
Elektor Electronics
12/2002
784946277.108.png 784946277.119.png 784946277.130.png 784946277.141.png 784946277.001.png 784946277.012.png 784946277.023.png 784946277.033.png 784946277.044.png 784946277.055.png 784946277.064.png 784946277.065.png 784946277.066.png 784946277.067.png 784946277.068.png 784946277.069.png 784946277.070.png 784946277.071.png 784946277.072.png 784946277.073.png 784946277.074.png 784946277.075.png 784946277.076.png 784946277.077.png 784946277.078.png 784946277.079.png 784946277.080.png 784946277.081.png 784946277.082.png 784946277.083.png 784946277.084.png 784946277.085.png 784946277.086.png 784946277.087.png 784946277.088.png 784946277.089.png 784946277.090.png 784946277.091.png 784946277.092.png 784946277.093.png 784946277.094.png 784946277.095.png 784946277.096.png 784946277.097.png 784946277.098.png 784946277.099.png 784946277.100.png 784946277.101.png 784946277.102.png 784946277.103.png 784946277.104.png 784946277.105.png 784946277.106.png 784946277.107.png 784946277.109.png 784946277.110.png 784946277.111.png 784946277.112.png 784946277.113.png 784946277.114.png 784946277.115.png 784946277.116.png 784946277.117.png 784946277.118.png 784946277.120.png 784946277.121.png 784946277.122.png 784946277.123.png 784946277.124.png 784946277.125.png 784946277.126.png 784946277.127.png 784946277.128.png 784946277.129.png 784946277.131.png 784946277.132.png 784946277.133.png 784946277.134.png 784946277.135.png 784946277.136.png 784946277.137.png 784946277.138.png 784946277.139.png 784946277.140.png 784946277.142.png 784946277.143.png 784946277.144.png 784946277.145.png
SMALL CIRCUITS COLLECTION
erates a negative voltage at the output, with an amplitude
equal to the input voltage. Using the duty cycle, the IC
described here generates a regulated output voltage of –3 V
with a current capacity of 120 mA.
The clocked operation makes it possible to connect an addi-
tional diode cascade stage for voltage multiplication. This con-
sists of a series of diodes (for instance, type SS24 SMD Schot-
tky diodes) with alternating pump and storage capacitors. The
pump capacitors are connected to CP+ and charge when CP+
is at ground potential. When CP+ goes to a high-potential
level, the potentials on the upper plates of the pump capaci-
tors are pushed up. Each pump capacitor then discharges into
the following storage capacitor (connected to ground) via the
intermediate diode. The voltage increases with each pump
stage, resulting in a net voltage of around +17 V after three
voltage boosts, with a maximum load capacity of 3 mA.
The type ADP3605 IC is available from Analog Devices
( www.analog.com/productSelection/pdf/ADP3605_a.pdf ) and
is housed in an SO8 SMD package. A High level (> +2.4 V)
C3
C5
C7
2
µ
2
16V
1
µ
16V
1
µ
16V
+5V
+17V
D1
D2
D3
D4
D5
D6
3mA
C1
C4
C6
8
VIN
1 µ
2
µ
2
10V
1
µ
16V
1
CP+
C2
IC1
–3V
2
µ
2
3
7
CP–
VOUT
ADP3605
120mA
SHUTDOWN
4
SD
R1
VSENSE
D1...D6 = SS24
C9
2
5
2
µ
2
024091 - 11
can be applied to the Shutdown input (SD) to disable the
converter.
(024091-1)
 
784946277.146.png 784946277.147.png 784946277.148.png 784946277.149.png 784946277.150.png 784946277.002.png 784946277.003.png 784946277.004.png 784946277.005.png 784946277.006.png 784946277.007.png 784946277.008.png 784946277.009.png 784946277.010.png 784946277.011.png 784946277.013.png 784946277.014.png 784946277.015.png 784946277.016.png 784946277.017.png 784946277.018.png 784946277.019.png 784946277.020.png 784946277.021.png 784946277.022.png 784946277.024.png 784946277.025.png 784946277.026.png 784946277.027.png 784946277.028.png 784946277.029.png 784946277.030.png 784946277.031.png 784946277.032.png 784946277.034.png 784946277.035.png 784946277.036.png 784946277.037.png 784946277.038.png 784946277.039.png 784946277.040.png 784946277.041.png 784946277.042.png 784946277.043.png 784946277.045.png 784946277.046.png 784946277.047.png 784946277.048.png 784946277.049.png 784946277.050.png 784946277.051.png 784946277.052.png 784946277.053.png 784946277.054.png 784946277.056.png 784946277.057.png 784946277.058.png 784946277.059.png 784946277.060.png 784946277.061.png 784946277.062.png 784946277.063.png
Zgłoś jeśli naruszono regulamin