e991052.pdf

(1313 KB) Pobierz
138907305 UNPDF
TEST & MEASUREMENT
multiburst
video test signal from two ICs
In many instances,
suspect television
receivers and moni-
tors can be tested
with a simple test pat-
tern generator as
described in this arti-
cle. The circuit pro-
posed in this, which
consists of only a
handful of compo-
nents, generates a
series of test bars, the
so-called multiburst.
INTRODUCTION
Although modern television receivers
and monitors are highly immune to
noise and interference, there will
always be a need for a test pattern gen-
erator. The compact circuit presented
enables many of the basic functions of
a television receiver or monitor to be
checked. Owing to its simplicity, it pro-
vides only a black-and-white pattern,
of course.
ing different frequencies at a level of
420 mV p-p (average value 650 mV).
The multiburst enables the frequency
response, and certain other properties
of the system on test to be measured. In
a properly adjusted receiver or moni-
tor, all components, with the possible
exception of the 5.8 MHz burst, may be
present. The reference bar and the 2 T
pulse are repeated in line 330, so the
pulse repetition rate (ppr)of these
important test signals is 50 Hz.
The multiburst also enables the
video amplifiers, sync(hronization) se-
parator and output amplifiers to be
tested.
Disregarding the power supply, the
Design by W. den Hollander
DESIGN
CONSIDERATIONS
The simple test pattern of grey bars,
called a multiburst, generated by the
circuit consists of a wave train contain-
52
Elektor Electronics
1/99
generator
138907305.042.png
generator is based on two ICs: an in-
system programmable logic assembly)
and a VCO (voltage-controlled oscilla-
tor). The circuit diagram is shown in
Figure 1 .
1
5V
C6
C8
C9
100n
100n
100n
21
39
40
41
R14
820
32
33
34
35
36
37
38
CIRCUIT DESCRIPTION
The in-system programmable IC (IC 1 )
contains 36 macrocells and a total of
800 gates. In the present application, it
is used to generate the sync(hroniza-
tion) signal, CS, the blanking signal,
CB, and the control voltage for the
VCO.
The sync signal, which meets inter-
national standards, is available at pin 7
of IC 1 , and from there applied to out-
put amplifier T 1 via resistor R 14 .
The blanking signal, manifested by
a logic low level at pin 14 of IC 1 , is used
to disable the oscillator in IC 2 during
the sync pulse.
As shown by the timing diagram in
Figure 2 , a pulse appears at each of
outputs D 0 –D 7 during the line period
(64 µs). These pulses are converted into
a staircase consisting of direct voltage
steps. The staircase signal is used to
control the VCO in IC 2 via pin 9, result-
ing in a frequency-modulated output
signal – the multiburst – at pin 4 of IC 2 .
The central frequency of the VCO is
determined by the values of R 12 and
C 3 and the setting of P 1 . With values as
specified and P 1 adjusted for a central
frequency of 1 MHz, the output fre-
quency rises in eight steps to a value of
10.5 MHz.
The d.c. operating point of output
amplifier T 1 is determined by the val-
ues of R 15 and R 16 . The video and sync
signals are superimposed on this via
R 13 , R 14 and C 4 . The amplifier is
designed to have an output impedance
of 75
5V
7
R11
IC1
CS
14
CB
C7
29
R10
100n
D0
270
IC2
28
R9
16
D1
560
R8
26
R15
D2
15
16
17
1k
7
1
2
CX
PP
25
R7
D3
C3
1k5
P1
P2
C4
22
R6
D4
2k2
PLL
13
20
R5
6
30
D5
3k0
1n
CX
19
R4
3
8p2
D6
3k9
CIN
R13
2k2
T1
1
2
3
4
6
8
9
18
R3
9
4
D7
VCOIN
VCOUT
4k7
12
13
14
SIN
11
15
BC547B
ZEN
R1
R2
XC9536-15-
PC44
27
R12
12
DEMO
10
R18
75
31
42
44
INH
5
8
R16
R17
C5
P1
74HCT4046
10
11
23
24
500
10p
CLKI
CLK
43
5
IC3
R1
10M
> 8V
D2
7805
5V
R2
1N4001
R19
X1
C12
C11
C10
C1
C2
D1
10MHz
µ
25V
330n
µ
63V
22p
22p
980095 - 11
The circuit is pow-
ered by a simple sup-
ply whose output is
stabilized at 5 V by regulator IC 3 .
Diode D 2 prevents damage through
inadvertent incorrect polarity of the
input voltage. Diode D 1 is a supply-on
indicator. The input voltage may be
derived from a simple mains adaptor
with an output of 9–12 V.
Figure 1. Circuit dia-
gram of the multiburst
generator.
ure 4 (available ready-
made – see Readers
Services towards the
end of this issue) .
IC 1 should be placed in a suitable
socket: mind the polarity. Do not over-
look the wire bridge alongside R 10 .
at an output voltage of 1 V p-p .
The important signals in the circuit
are summarized in Figure 3 . In this dia-
gram, the sync signal, on to which the
output signal of the VCO is superim-
posed, is on the top line. The blanking
signal is on the second line and the
staircase control voltage for the VCO
on the third.
The output signal of the generator
is on the bottom line. This shows
clearly that at the onset of each hori-
zontal line, that is, every 64 µs, the
oscillator is disabled.
Note that the irregularities on the
screen images are caused by the sam-
pling process of the oscilloscope used.
TESTING
When the generator has been built and
inspected thoroughly, switch on the
mains supply to the adaptor. Connect
an oscilloscope to the output and
adjust P 1 so that the lowest frequency
CONSTRUCTION
The generator is conveniently built on
the printed-circuit board shown in Fig-
2
630
640
650
660
670
680
690
700
710
720
730
CS
CB
D0
D1
D2
D3
Figure 2. The in-system
programmable IC gen-
erates a number of dig-
ital signals that are the
basis of the output test
signal.
D4
D5
D6
D7
630
640
650
660
670
680
690
700
710
720
730
980095 - 12
Elektor Electronics
1/99
53
220
10
138907305.043.png 138907305.044.png 138907305.045.png 138907305.001.png 138907305.002.png 138907305.003.png 138907305.004.png 138907305.005.png 138907305.006.png 138907305.007.png 138907305.008.png
3
is 1 MHz.
The generator is intended for test-
ing television receivers or monitors
that have a field frequency of 50 Hz
and 625 lines per picture. If different
frequencies are desired, the value of
resistors R 3 –R 10
should be altered as
required.
Note that, in contrast to proprietary
multiburst generators, the present one
does not provide a sinusoidal output.
[980095]
980095 - 14
Figure 3. Oscillogram of
the signals at four loca-
tions in the generator.
Parts list
Resistors :
R 1 = 10 M
R 2 , R 6 , R 13 , R 15 = 2.2 k
R 3 = 4.7 k
R 10 = 270
R 11 = 1.2 k
R 14 = 820
R 16 = 1.8 k
R 17 = 100
R 18 = 75
R 19 = 2.7 k
P 1 = 500
preset
Capacitors :
C 1 , C 2 = 22 pF
C 3 = 0.001 µF
C 4 = 8.2 pF
C 5 = 10 pF
C 6 –C 9 = 0.1 µF, ceramic
C 10 = 10 µF, 63 V, radial
C 11 = 0.33 µF
C 12 = 220 µF, 25 V, radial
Figure 4. Printed-circuit
board for the multiburst
generator.
D2
Semiconductors :
D 1 = LED, high efficiency, red
D 2 = 1N4001
T 1 = BC547B
4
IC3
C10
R19
R11
R3
R4
R5
R6
R7
R8
R9
R10
Integrated circuits :
IC 1 = XC9536-15-PC44 (Xilinx); avail-
able ready programmed under
Order no. 986520-1*
IC 2 = 74HCT4046
IC 3 = 7805
C8
Miscellaneous :
X 1 = crystal, 10 MHz
PCB Order no. 980095-C*
Diskette with Jedec source file: Order
no. 986029-1*
R13
R14
R15
IC2
*(see Readers Services towards the
end of this issue)
R12
OUT1
(C) ELEKTOR
980095-1
980095-1
Elektor Electronics
1/99
55
R 4 = 3.9 k
R 5 = 3.00/3.01 k
R 7 , R 12 = 1.5 k
R 8 = 1 k
R 9 = 560
138907305.009.png 138907305.010.png 138907305.011.png 138907305.012.png 138907305.013.png 138907305.014.png 138907305.015.png 138907305.016.png 138907305.017.png 138907305.018.png 138907305.019.png 138907305.020.png 138907305.021.png 138907305.022.png 138907305.023.png 138907305.024.png 138907305.025.png 138907305.026.png 138907305.027.png 138907305.028.png 138907305.029.png 138907305.030.png 138907305.031.png 138907305.032.png 138907305.033.png 138907305.034.png 138907305.035.png 138907305.036.png 138907305.037.png 138907305.038.png 138907305.039.png 138907305.040.png 138907305.041.png
Zgłoś jeśli naruszono regulamin